CPEN 230L Projects

1 min read

Overview

Over the course of Fall Semester 2023, I worked on several projects using Cedar, Quartus, and Modelsim. Notable projects include a Finite State Machine, and my final project titled “Up Down Timer”. This project took 2 weeks to create the code and test its ability to count both up and down independent of the modulo value, and manual load input.

Projects included in the repositoty:

  • Simple Cedar lab circuit diagrams
  • Physical circuit design
  • Verilog programing on FPGA
  • ModelSIM and Quartus simulation

CPEN 230L Projects

Images

Physical Circuit

Physical View

RTL Viewer

RTL Viewer

Model Sim

Model Sim


The Hub of All Things

Hello there! My name is Gabe DiMartino, and I am a Computer Engineering undergraduate with extensive experience in NLP, Kubernetes, Linux, and network infrastructure. I'm passionate about solving complex problems using technology and pushing the boundaries of what's possible. I'm always eager to learn and collaborate with others.